

WHAT IS CLAIMED IS:

5

1. A semiconductor device comprising:

a substrate; and

more than three kinds of wells formed in said substrate,

10

wherein one kind of well from among the more than three kinds of wells has a surface level higher than other kinds of wells from among the more than three kinds of wells; said one kind of well is formed adjacent to and self-aligned to at least one kind of well from among said other kinds of wells; and said other kinds of wells are different in one of a conductivity type, an impurity concentration and a junction depth, and include at least two kinds of wells having the same surface level.

20

2. The semiconductor device as claimed in

25 claim 1, wherein said other kinds of wells include more

than two kinds of wells having different impurity concentrations to each other.

5

3. The semiconductor device as claimed in claim 2, wherein at least one kind of well from among said other kinds of wells has an impurity concentration that is decreased to a level necessary to form a high-voltage transistor.

15

4. The semiconductor device as claimed in claim 1, wherein said other kinds of wells include more than two kinds of wells having different junction depths to each other.

20

5. The semiconductor device as claimed in claim 4, wherein one of said other kinds of wells having

25

a larger depth includes a triple well in which a well of an opposite conductivity type having a smaller junction depth is formed.

5

6. The semiconductor device as claimed in claim 1, wherein said one kind of wells and said other
10 kind of wells are of different conductivity types to each other.

15

7. The semiconductor device as claimed in claim 1, wherein a MOS transistor is formed by a drain diffusion layer and a source diffusion layer formed in the more than three kinds of wells and a gate electrode
20 formed on areas corresponding to the drain diffusion layer and the source diffusion layer via a gate insulating film.

25

8. The semiconductor device as claimed in claim 5, wherein MOS transistors are formed by drain diffusion layers and source diffusion layers formed in the more than three kinds of wells and gate electrodes
5 formed on areas corresponding to the drain diffusion layers and the source diffusion layers via a gate insulating film, and wherein one of the MOS transistors formed on the triple well is one of a MOS transistor constituting a power supply circuit, a MOS transistor
10 constituting a circuit sensitive to a substrate noise and a MOS transistor constituting a circuit generating a noise.

15

9. A manufacturing method of a semiconductor device having more than three kinds of wells in a single substrate, comprising the steps of:

20 (A) forming a first silicon nitride film on said substrate;

(B) forming a first resist pattern by a photolithography so as to define a first well area, removing a part of said first silicon nitride film
25 corresponding to an opening of said first resist pattern

by etching, introducing first impurity ions into said first well area of said substrate by ion implantation so as to form said first well area, and removing said first resist pattern;

5 (C) applying a heat treatment to said substrate within an oxidizing atmosphere so as to form a first thermal oxide film on an area of a surface of said substrate that is not covered by said first silicon nitride film and simultaneously diffuse the first
10 impurity ions introduced into said substrate to form the first well;

 (D) removing said first silicon nitride film, forming a second silicon nitride film on said substrate including said first thermal oxide film, forming a
15 second resist pattern on said second silicon nitride film by a photolithography so as to form a second well area, removing a part of said second silicon nitride film corresponding to an opening of said second resist pattern by etching so as to define said second well area,
20 introducing second impurity ions into said second well area of said substrate by ion implantation so as to form the second well, and removing said second resist pattern;

 (E) applying a heat treatment to said
25 substrate within an oxidizing atmosphere the same as

said oxidizing atmosphere in the step (C) so as to form
a second thermal oxide film on an area of a surface of
said substrate that is not covered by said second
silicon nitride film and simultaneously diffuse the
5 second impurity ions introduced into said substrate to
form the second well;

(F) removing said second silicon nitride film,
and introducing third impurity ions into said substrate
by using said first and second thermal oxide films as
10 masks so as to form a third well area in a self-
alignment manner; and

(G) applying a heat treatment to said
substrate in a non-oxidizing atmosphere so as to diffuse
the third impurity ions to form the third well.
15

10. The manufacturing method as claimed in
20 claim 9, wherein the processes of steps (D) and (E) are
repeated for a plurality of times while changing at
least one of a kind of said second impurity ions, an
amount of said second impurity ions to be introduced and
an implantation condition of said second impurity ions.
25

11. A manufacturing method of a semiconductor device having more than three kinds of wells in a single substrate, comprising the steps of:

5 (A) forming a silicon nitride film on said substrate;

(B) forming a first resist pattern by a photolithography to define a first well area, removing a part of said silicon nitride film corresponding to an opening of said first resist pattern by etching,
10 introducing first impurity ions into said first well area of said substrate by ion implantation so as to form said first well area, and removing said first resist pattern;

(C) forming a second resist pattern by a
15 photolithography so as to form a second well area, removing a part of said silicon nitride film corresponding to an opening of said second resist pattern by etching so as to define said second well area, introducing second impurity ions into said second well
20 area of said substrate by ion implantation so as to form the second well, and removing said second resist pattern;

(D) applying a heat treatment to said substrate within an oxidizing atmosphere so as to form a
25 thermal oxide film on an area of a surface of said

substrate that is not covered by said silicon nitride film and simultaneously diffuse the first and second impurity ions introduced into said substrate to form the first and second wells;

5 (E) removing said silicon nitride film, and introducing third impurity ions into said substrate by using said thermal oxide film as a mask so as to form a third well area in a self-alignment manner; and

 (F) applying a heat treatment to said
10 substrate in a non-oxidizing atmosphere so as to diffuse the third impurity ions to form the third well.

15

 12. The manufacturing method as claimed in claim 11, wherein the step (B) includes a step of applying a heat treatment in a non-oxidizing atmosphere before proceeding to a subsequent ion implantation
20 process.

25

13. The manufacturing method as claimed in claim 12, wherein the step (B) includes a step of applying a heat treatment to said substrate in an oxidizing atmosphere so as to form a protective oxide
5 film on the surface of said substrate before applying the heat treatment in said non-oxidizing atmosphere.

10

14. The manufacturing method as claimed in claim 13, wherein said protective oxide film has a thickness in a range of 10 nm to 50 nm.

15

15. The manufacturing method as claimed in claim 11, wherein the process of step (B) is repeated
20 for a plurality of times while changing at least one of a kind of said first impurity ions, an amount of said first impurity ions to be introduced and an implantation condition of said first impurity ions.

25

16. The manufacturing method as claimed in claim 11, further comprising a step of applying a heat treatment to said substrate in a non-oxidizing atmosphere after repeating the process of step (B) and
5 before proceeding to a subsequent ion implantation process.

10

17. The manufacturing method as claimed in claim 16, further comprising a step of applying a heat treatment to said substrate in an oxidizing atmosphere so as to form a protective oxide film on the surface of
15 said substrate before applying the heat treatment in said non-oxidizing atmosphere.

20

18. The manufacturing method as claimed in claim 17, wherein said protective oxide film has a thickness in a range of 10 nm to 50 nm.

25

19. The manufacturing method as claimed in claim 9, wherein a deeper well is formed earlier.

15

20. The manufacturing method as claimed in claim 9, further comprising a step of forming a third resist pattern within a specific well by a
10 photolithography so as to define a triple well before applying the final heat treatment in said non-oxidizing atmosphere, introducing fourth impurity ions of a conductivity type opposite to said specific well into
15 said substrate under a condition in which a depth of said triple well becomes shallower than said specific well, and removing said third resist pattern.

20

21. The manufacturing method as claimed in claim 9, wherein the final heat treatment in said non-oxidizing atmosphere is omitted so that the third
25 impurity ions are diffused by a heat treatment applied when performing a field oxidation for element isolation.

22. The manufacturing method as claimed in claim 11, wherein a deeper well is formed earlier.

5

23. The manufacturing method as claimed in claim 11, further comprising a step of forming a third resist pattern within a specific well by a
10 photolithography so as to define a triple well before applying the final heat treatment in said non-oxidizing atmosphere, introducing fourth impurity ions of a conductivity type opposite to said specific well into said substrate under a condition in which a depth of
15 said triple well becomes shallower than said specific well, and removing said third resist pattern.

20

24. The manufacturing method as claimed in claim 11, wherein the final heat treatment in said non-oxidizing atmosphere is omitted so that the third impurity ions are diffused by a heat treatment applied
25 when performing a field oxidation for element isolation.